国产bbaaaaa片,成年美女黄网站色视频免费,成年黄大片,а天堂中文最新一区二区三区,成人精品视频一区二区三区尤物

首頁(yè)> 外文OA文獻(xiàn) >Static task mapping for tiled chip multiprocessors with multiple voltage islands
【2h】

Static task mapping for tiled chip multiprocessors with multiple voltage islands

機(jī)譯:具有多個(gè)電壓島的平鋪芯片多處理器的靜態(tài)任務(wù)映射

代理獲取
本網(wǎng)站僅為用戶提供外文OA文獻(xiàn)查詢和代理獲取服務(wù),本網(wǎng)站沒(méi)有原文。下單后我們將采用程序或人工為您竭誠(chéng)獲取高質(zhì)量的原文,但由于OA文獻(xiàn)來(lái)源多樣且變更頻繁,仍可能出現(xiàn)獲取不到、文獻(xiàn)不完整或與標(biāo)題不符等情況,如果獲取不到我們將提供退款服務(wù)。請(qǐng)知悉。

摘要

The complexity of large Chip Multiprocessors (CMP) makes design reuse a practical approach to reduce the manufacturing and design cost of high-performance systems. This paper proposes techniques for static task mapping onto general-purpose CMPs with multiple pre-defined voltage islands for power management. The CMPs are assumed to contain different classes of processing elements with multiple voltage/frequency execution modes to better cover a large range of applications. Task mapping is performed with awareness of both on-chip and off-chip memory traffic, and communication constraints such as the link and memory bandwidth. A novel mapping approach based on Extremal Optimization is proposed for large-scale CMPs. This new combinatorial optimization method has delivered very good results in quality and computational cost when compared to the classical simulated annealing.
機(jī)譯:大型芯片多處理器(CMP)的復(fù)雜性使設(shè)計(jì)重用成為一種實(shí)用的方法,可以降低高性能系統(tǒng)的制造和設(shè)計(jì)成本。本文提出了用于將靜態(tài)任務(wù)映射到具有多個(gè)預(yù)定義電壓島的通用CMP的技術(shù),以進(jìn)行電源管理。假設(shè)CMP包含具有多種電壓/頻率執(zhí)行模式的不同類別的處理元件,以更好地覆蓋大范圍的應(yīng)用。執(zhí)行任務(wù)映射時(shí)要了解片內(nèi)和片外存儲(chǔ)器通信量,以及通信約束(例如鏈路和存儲(chǔ)器帶寬)。針對(duì)大規(guī)模CMP,提出了一種基于極值優(yōu)化的映射方法。與傳統(tǒng)的模擬退火相比,這種新的組合優(yōu)化方法在質(zhì)量和計(jì)算成本上都取得了非常好的結(jié)果。

著錄項(xiàng)

相似文獻(xiàn)

  • 外文文獻(xiàn)
  • 中文文獻(xiàn)
  • 專利
代理獲取

客服郵箱:kefu@zhangqiaokeyan.com

京公網(wǎng)安備:11010802029741號(hào) ICP備案號(hào):京ICP備15016152號(hào)-6 六維聯(lián)合信息科技 (北京) 有限公司?版權(quán)所有
  • 客服微信

  • 服務(wù)號(hào)